My current research focuses on AI4EDA, especially placement optimization for advanced chip design.
Notes on my TCAD work on thermal-aware macro and standard-cell placement for F2F-bonded 3D ICs.